

Express Mail No. EV178016261US

PATENT APPLICATION OF

**ALEXANDER E. ANDREEV
2774 Glen Firth Drive San Jose, CA 95133
Citizenship: RUSSIA**

**RANKO SCEPANOVIC
141 Ten Acres Court Saratoga, CA 95070
Citizenship: USA**

ENTITLED

**UNIVERSAL GATES FOR ICs AND TRANSFORMATION
OF NETLISTS FOR THEIR IMPLEMENTATION**

Docket No. 03-0934/L13.12-0244

**UNIVERSAL GATES FOR ICs AND TRANSFORMATION
OF NETLISTS FOR THEIR IMPLEMENTATION**

FIELD OF THE INVENTION

This invention relates to integrated circuits and
5 particularly to implementation of universal gates in
integrated circuits.

BACKGROUND OF THE INVENTION

One step in designing integrated circuits (ICs) is the creation of a gate-level description of the
10 circuit, known as a "netlist", that lists the nets and the gate pins that must be connected together. A netlist may be generic or technology-specific. A generic netlist is one that has not yet been correlated to a technology-specific library of cells.
15 The technology-specific netlist, also known as a "mapped netlist", is one that has been mapped to a particular technology-specific library of cells. The cell library to which a technology-specific netlist is mapped defines cells that are to be including in
20 the physical IC chip.

Some IC design efforts commence with a semiconductor platform having selected standard blocks of cells. Custom metal layers are added to the chip to customize the chip for a given
25 requirement. The netlist defining the chip is mapped to the library of standard cell blocks to select the blocks for the chip, and to define the metal layers that connect the cell pins. The RapidChip methodology, available from LSI Logic Corporation of

Milpitas, California, is an example of this type of semiconductor platform and design concept. The RapidChip methodology permits users to design and implement ICs at considerable savings in both time
5 and expense.

Cell libraries increase in size and complexity with increasing size and complexity of ICs. Programmable ICs, such as metal programmable chip architectures, often require large cell libraries,
10 rendering them particularly difficult to design. Increasing library size leads to increasing chances of error in cell selection, thus adding to the complexity and cost of the IC. There is a need, therefore, for smaller, or even single-cell,
15 libraries that would not adversely affect design performance of the IC, particularly to IC design efforts and production using standard blocks of cells and customized metal layers, such as employed in the RapidChip methodology.

20 SUMMARY OF THE INVENTION

The invention is directed to defining a single cell library centered about a universal cell, and a technique by which a netlist can be transformed to the single cell library without degrading the design
25 performance of the resulting integrated circuit.

In one embodiment, an original netlist is transformed circuit to a final netlist employing only universal gates having four inputs and two outputs. The universal gate is arranged to perform an anding

and an oring function, such as a two-input NAND function and a two-input NOR function. The original netlist is input, and a negation net is created for each net coupled to an input or output of each gate
5 and to an input of each inverter. The gates of the original netlist are removed, and the universal gate is inserted such that the nets coupled to the inputs and output of the removed gate and negations of those nets are coupled to the inputs and outputs of the
10 inserted universal gate in a selected arrangement. Each inverter of the original netlist is removed and the net coupled to the input of the inverter is negated.

The original netlist contains first and second
15 two-input gates having inputs a,b and outputs z coupled to respective nets U1,U2,U3, in the form of (.a(U1),.b(U2),.z(U3)). The first gates perform anding functions, such as AND, NAND, etc., and the second gates perform oring functions, such as OR,
20 NOR, etc. In such case each anding gate is removed from the original netlist and a universal gate is inserted in the form (.a1(U1),.b1(U2),.z1(U3),.a2(U1_neg),
.b2(U2_neg), .z2(U3_neg)), where U1_neg, U2_neg,
25 U3_neg, are the respective negations of nets U1, U2 and U3. Each oring gate is removed from the original netlist and a universal gate in the form (.a1(U1_neg),.b1(U2_neg),.z1(U3_neg),.a2(U1),.b2(U2),
.z2(U3)) is inserted.

The inverters of the original netlist might have inputs a and outputs z coupled to respective nets U4,U5, in the form (.a(U1),.z(U2)). These inverters are removed from the original netlist and the nets
5 are assigned U5=U4_neg and U5_neg=U4.

Another embodiment of the invention is directed to a computer program to operate a computer to carry out the above process.

In accordance with another embodiment of the
10 invention, a universal gate has an anding gate having first and second inputs providing a first output, and an oring gate having third and fourth inputs providing a second output. The inputs are arranged for selective coupling to respective first and second
15 nets and negations of the first and second nets, and the outputs are arranged for selective coupling to a third net and a negation of the third net.

BRIEF DESCRIPTION OF THE DRAWINGS

FIGS. 1-3 are diagrams and associated truth
20 tables of basic NAND, NOR and inverter gates useful in explaining the invention.

FIGS. 4 and 5 are diagrams of an exclusive-OR function and a multiplexer function using the basic gates shown in FIGS. 1-3.

25 FIG. 6 is a diagram of a universal gate in accordance with an embodiment of the present invention.

FIG. 7 is a flowchart of a process of transformation of a netlist to one employing only

universal gates in accordance with an embodiment of the present invention.

FIGS. 8-10 are diagrams of the steps of transformation of an exclusive-OR function to a
5 netlist formed by the process of FIG. 7.

DETAILED DESCRIPTION OF THE PREFERRED EMBODIMENTS

The present invention is directed to a universal cell having optimal timing and to transformation of a
10 netlist to one that contains only instances of this universal cell.

In accordance with the present invention, a given netlist is mapped to an intermediate library containing only three cells, and then the intermediate netlist is mapped into the single cell
15 library. In addition to preventing the performance degradation, the universal cell and transformation tend to improve performance, especially if the original netlist contains many inverters.

The natural, simplest technology cells are two-
20 input NAND gates, two-input NOR gates and single-
input inverters. In some terminologies, these are called "ND2", "NR2" and "N1", respectively. FIG. 1 illustrates a four-transistor NOR gate 10 having inputs a and b and output z. As shown by the truth
25 table, NOR gate 10 provides a true or "1" output when either or both inputs are not true or "0", and a not true or "0" output only when both inputs are true or "1". FIG. 2 illustrates a four-transistor NAND gate
12 having inputs a and b and output z. The

associated truth table shows that NAND gate 12 provides a true or "1" output only when both inputs are not true or "0", and a not true or "0" output when either or both inputs are true or "1". FIG. 3
5 illustrates a two-transistor inverter 14 having input a and output z and whose truth table shows that it provides a true or "1" output when the input is not true or "0", and a not true or "0" output when the input is true or "1".

10 The gates illustrated in FIGS. 1-3 are the basis of many technology cells in integrated circuits, and many technology cells are represented as circuits in this basis. A cell delay analysis shows that these circuit representations are ones that preserve timing
15 and do not increase delay. For purposes of the present description, "basis {ND2,NR2,N1}" refers to circuits based on cells 10, 12 and 14, and "basic logic" refers to logic functions employing cells 10,
12 and 14.

20 FIGS. 4 and 5 are representations of an exclusive-OR circuit 16 and multiplexer circuit 18, called XOR and MUX, respectively, constructed using basis {ND2,NR2,N1}. Each circuit 16, 18 has a depth of three levels of basic logic, thus having a depth
25 of 3. This is exactly the ratio of actual delays between circuits 16, 18 and the cells of basis {ND2,NR2,N1}.

The universal cell 20, called "NDR", is illustrated in FIG. 6, and consists of one ND2 cell 10 and one NR2 cell 12.

A netlist can be resynthesized to universal 5 cells. A circuit that is functionally equivalent to each library cell is constructed in basis {ND2,NR2,N1} with minimum possible delay. These circuits will be used for local netlist modifications and generation of the intermediate netlist.

10 For example, each exclusive-OR gate is replaced with circuit 16 shown in FIG. 4, and each multiplexer is replaced with circuit 18 shown in FIG. 5, etc. This process is repeated for all cells in the design, resulting in an intermediate netlist.

15 FIG. 7 is a flowchart of the process of transforming a netlist to one employing universal gates 20 (FIG. 6). At step 50, an initial netlist is input, and at step 52 the initial netlist is transformed to an intermediate netlist in basis 20 {ND2,NR2,N1}.

FIGS. 8 and 9 illustrate an example of the transformation of a 2-bit comparator 22 to an intermediate netlist. In FIG. 8, a 2-bit comparator that compares bits X1,X2 to bits Y1,Y2 consists of 25 exclusive-OR gate 16a having X1,Y1 inputs and exclusive-OR gate 16b having X2,Y2 inputs. The outputs of gates 16a and 16b are coupled to OR gate 24 to provide an output of Z. If X1,X2 does not compare to Y1,Y2, Z is true ("1"). Substituting

circuit 16 shown in FIG. 4 for each gate 16a and 16b in FIG. 8 results in the transformation to the intermediate netlist shown in FIG. 9. OR gate 24 is transformed to basis {ND1,NR2,N1} using a NAND gate 5 10 and inverter 14 (FIGS. 1 and 2). The intermediate netlist can be transformed into one employing only universal cells 20 (FIG. 6).

At step 54 (FIG. 7), a mirror net U_{neg} is created for each net U of the circuit. The logic 10 function of net U_{neg} is the negation of the U net function.

At step 56, the netlist for cells 10, 12 and 14 is transformed to one for universal cell 20 on a cell-by-cell basis. More particularly, each cell 10 15 (ND2) having inputs a and b coupled to nets U_1 and U_2 , respectively, and an output z coupled to net U_3 is removed, and a universal cell 20 is inserted having inputs a_1 , b_1 , a_2 and b_2 coupled to nets U_1 , U_2 , U_{1_neg} and U_{2_neg} , respectively, and outputs z_1 20 and z_2 coupled to nets U_3 and U_{3_neg} , respectively. Similarly, each cell 12 (NR2) having inputs a and b coupled to nets U_1 and U_2 , respectively, and an output z coupled to net U_3 is replaced with a universal cell 20 having inputs a_1 , b_1 , a_2 and b_2 25 coupled to nets U_{1_neg} , U_{2_neg} , U_1 and U_2 , respectively, and outputs z_1 and z_2 coupled to nets U_{3_neg} and U_3 , respectively. It will be appreciated that the output z_2 of each gate 20 is the negation of its output z_1 . In the case of an inverter gate 16

(N1), the gate is removed and the net coupled to the gate is negated.

The algorithm for performing step 56 can be expressed as:

5 For each instance of

```
ND2 inst_name(.a(U1),.b(U2),.z(U3)),  
remove it and create instance  
NDR inst_name(.a1(U1),.b1(U2),.z1(U3),.a2(U1_neg),  
.b2(U2_neg),.z2(U3_neg)).
```

10 For each instance of

```
NR2 inst_name(.a(U1),.b(U2),.z(U3)),  
remove it and create instance  
NDR inst_name(.a1(U1_neg),.b1(U2_neg),.z1(U3_neg),.a2(U1),  
.b2(U2),.z2(U3)).
```

15 For each instance of

```
NR1 inst_name(.a(U1),.z(U2)),  
remove it and assign  
U2 = U1_neg,  
U2_neg = U1.
```

20 The algorithm removes all inverters (N1) from the circuit, thereby reducing delay if the worst-case path (timing-wise) contains inverters in the original netlist. Each NAND (ND2) and each NOR (NR2) is replaced with a universal cell NDR.

25 FIG. 10 illustrates the completed netlist derived from the comparator circuit of Fig. 9. Applying the above algorithm to the ND2 gate 10a1 in FIG. 9, gate 10a1 is removed and a new NDR gate 20a is inserted. The a1 and b1 inputs of gate 20a are
30 connected to the nets represented by X1 and $\overline{Y1}$ ($\overline{Y1}$

being the result of the negation of net Y1 upon removal of inverter 14a1). Similarly, the a2 and b2 inputs are coupled to the nets represented by $\bar{X1}$ and Y1. The z1 output of gate 10a1 is coupled to the net 5 represented by Z and the z2 output of gate 10a1 is coupled to the net represented by \bar{Z} . Similarly, gate 10a2 is removed and new NDR gate 20b is inserted having inputs $\bar{X1}$ and Y1 which produces a Z output and inputs X1 and $\bar{Y1}$ which produce a \bar{Z} output. In a like 10 manner, gate 10a3 is removed and gate 20c is inserted.

For OR gate 24 in FIG. 9, gate 10d is removed and new NDR gate 20d inserted. The a1 and b1 inputs are coupled to the U1_neg and U2_neg nets, which are 15 the z2 outputs of gates 10a3 and its counterpart in the transformed exclusive-OR gate 22b, and the a2 and b2 inputs are coupled to the U1 and U2 nets, which are the z1 outputs of gates 10a3 and its counterpart. Removal of the N1 inverter from the OR function 20 removes both the z1 and z2 outputs of gate 20d, thereby effectively reversing the nets to \bar{Z} and Z as shown.

In preferred embodiments, the process is carried out in a computer or processor operating under 25 control of a computer readable program, such as embodied on a computer useable medium, and containing code that instructs the computer to execute the code and perform the computer steps. The computer useable

medium may be any suitable media, such as a hard disc or floppy disc of a suitable magnetic or optical disc drive.

The resulting IC is one containing universal
5 cells 20 and without inverters. If the original netlist contained a large number of inverters, the elimination of inverters might improve performance by reducing delay previously associated with the inverters. The universal cell 20 is particularly
10 useful in designing ICs based on standard blocks of cells in semiconductor platforms.

While the invention has been described in the context of NAND and NOR gates, it is equally applicable to cells having a mirror negation, that is
15 for any cell $F(x_1, \dots, x_n)$ there is a dual cell $G(x_1, \dots, x_n)$ such that $G(x_1, \dots, x_n) = \sim F(\sim x_1, \dots, \sim x_n)$.

Although the present invention has been described with reference to preferred embodiments, workers skilled in the art will recognize that
20 changes may be made in form and detail without departing from the spirit and scope of the invention.